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ABSTRACT In this paper, we model statistical correlation between overshooting effect and propagation
delay time in nano-CMOS technology considering the influence of intrinsic parameter fluctuations caused
by discreteness of charge and granularity of matter. The impact of input slew rate, output capacitive load,
and supply voltage on this statistical correlation is comprehensively studied. Moreover, we propose two
alternative approaches which are capable of reproducing the statistical correlation as well as mean and
standard deviation of both propagation delay time and overshoot voltage. We evaluate the accuracy of these
alternative approaches against accurate Monte-Carlo simulations. It is shown that the statistical correlations
are almost preserved using these alternative approaches.
INDEX TERMS Propagation delay time, statistical variability, nano-CMOS, overshoot voltage, statistical
modelling.
I. INTRODUCTION
The impact of Statistical Variability (SV) on the timing of
nano-CMOS circuits has attracted much attention in recent
years [1]–[8]. SV makes the digital circuits to manifest non
deterministic performance rather than having a determinis-
tic behavior in terms of critical path delay or even power
consumption. The major sources of SV are comprised of
Random Dopant Fluctuations (RDF), Line Edge Rough-
ness (LER) and Metal Grain Granularity (MGG) [9]–[11].
These sources influence the device electrical figures of merit
such as threshold voltage (Vth), off-state current and Sub-
threshold Slope (SS) which in turn they will make a signifi-
cant impact on the circuit behavior. In particular, the impact
of process and random variability on the propagation delay
time is widely studied in the literature [12]–[20].
In a pioneering work, authors proposed a semi-analytical
model to predict delay distribution of logic circuits caused
by Vth variation [12]. The propagation delay variation due
to RDF at different technology nodes is comprehensively
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studied in [13]. A variation-aware timing model for a
two-input NAND gate is proposed in [14] for 65-nm technol-
ogy node. Authors in [15] have investigated statistical estima-
tion of delay in nano-CMOS circuits using Burr distribution.
In our previous work, we have embedded SV into propagation
delay time compact models for nano-CMOS technologies
considering different number of parameters [16]. In addition,
the accuracy of these statistical compact models at different
extrinsic and environmental conditions are studied in [17].
Moreover, we have proposed different statistical strategies
to reproduce delay variability with taking the full or partial
correlation between important parameters of a delay time
compact model into account [18].
However, a main component of the propagation delay time
is the overshoot time (tov) which indicates the time when the
output exceeds the supply voltage. The overshooting effect
in nano-CMOS technology was comprehensively modelled
with emphasis on the delay prediction in [19]. This work does
not take the effect of SV into account. Nevertheless, other
authors recently considered the variability introduced into
this overshooting time and they have modelled its impact on
timing variation [20]. In this paper, for the first time wemodel
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the statistical correlation between the overshooting effect and
the propagation delay time in nano-CMOS inverters with the
aid of Monte-Carlo (MC) simulations. Moreover, we study
the impact of fan-out, input rise time, and supply voltage
on this correlation. Finally, we propose two alternatives for
predicting this statistical correlation and compare the accu-
racy of these approaches against accurate MC results. It is
worth noting that in this work we deal with the statistical
variability on the device level which arises from discreteness
of charge and granularity of matter. The impact of this type
of variability on the overshooting effect of a nano-CMOS
inverter is emphasized via Monte-Carlo simulations. There-
fore, the impacts of RDD, LER and MGG as local effects are
taken into account but the global effects such as the variability
imposed by fabrication process are not considered.
The main novelty of our work is twofold: first, we capture
the hidden statistical correlation between the overshooting
effect and propagation delay time caused by statistical vari-
ability (SV) under different circumstances. Second, we pro-
pose two simplified approaches which can replicate these
correlations with enough degree of accuracy. The remaining
of this research is divided into three sections. In section II we
briefly discuss the statistical modelling of overshooting effect
with the aid of MC simulations and show its importance in
delay variation. Section III is devoted to evaluate the correla-
tion between overshooting effect and propagation delay time
in response to some parameters. In section IV we propose
two alternative strategies which are capable of reproducing
mean (µ) and Standard Deviation (SD) of overshooting effect
in correlation with delay time variability. The paper is con-
cluded in section V.
II. STATISTICAL MODELLING OF OVERSHOOTING
EFFECT
In order to highlight the impact of SV on the overshooting
effect, we perform aMonte-Carlo simulation for basic CMOS
inverter subject to sources of SV. Fig. 1(a) illustrates a chain
of inverter with a Device Under Test (DUT) in the middle.
Fig. 1(b) depicts the input/output waveforms corresponding
to a typical inverter with the inset showing circuit schematic
of a CMOS inverter. Overshooting time (tov), overshoot
voltage (Vov) and propagation delay time (tp) are defined and
indicated in this figure. We adjusted the rise time of the input
signal (tr ) as shown in the inset of Fig. 1(b) to change the
input slew rate of the CMOS inverter. In order to investigate
the impact of SV on the DUT behavior, we performed MC
simulations to obtain I-V trajectories of the CMOS inverter.
Statistical modelcards for 1000 samples of 35nm CMOS
technology obtained from University of Glasgow atomistic
simulator are utilized in HSPICE as comprehensively dis-
cussed in our previous works [16]–[18]. These statistical
modelcards are referred to ‘atomistic’ modelcards in the
remaining of this work.
Fig. 2 illustrates this trajectory for the DUT in the case
it suffers from SV. It clearly indicates that a range of over-
shoot voltages are produced by different devices caused by
FIGURE 1. (a)-Chain of inverters with a DUT subject to statistical
variability, (b)-Output versus input transient response with definition of
overshooting parameters.
FIGURE 2. Current versus drain-source voltage trajectory for NMOS
device in the CMOS inverter shown in the inset of Fig. 1(b) subject to
statistical variability.
the impact of statistical variability (the region where the
voltage exceeds the supply voltage of 1V). The black solid
lines in this figure illustrate the Ids-Vds characteristics for a
uniform NMOS device in the DUT. It is expected that dif-
ferent overshoot voltages are associated with corresponding
overshooting times as well as different propagation delay in
the transient time analysis.
Fig. 3 illustrates the histogram of overshoot time normal-
ized to propagation delay time. The inset shows the Q-Q plot
for this distribution. It clearly indicates the fact that the ratio
of tov/tp follows a normal distribution with a mean of 0.45
and SD of 0.01.
In order to better understand the statistical correlation
between overshoot and propagation delay time, the scatter
plot showing the behavior of important variables is shown
in Fig. 4.
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FIGURE 3. Statistical distribution of tov/tp for the DUT in Fig. 1(a). The
inset shows the Q-Q plot for this variable.
FIGURE 4. The scatter plots between propagation delay time and
(a)-overshoot time, (b)-overshoot voltage.
The Correlation Coefficient (CC) between two statistical
variables is defined by:
ρ(X ,Y ) =
COV (X ,Y )
σX .σY
(1)
where COV(X,Y) is the covariance of two variables and
σ denotes the standard deviation of each variable. It can
be extracted using Origin software [21]. It is an important
parameter in variation aware design in CMOS technology
because it answers whether two variables are independent
or dependent [22]. While a zero value of CC indicates inde-
pendent variables, a CC close to 1 confirms they are signif-
icantly related. A very strong statistical correlation can be
seen between propagation delay and overshoot time which
results in a Correlation Coefficient (CC) of 0.99 as indicated
in Fig. 4(a). In addition, Fig. 4(b) confirms the fact that a
strong correlation between propagation delay and overshoot
voltage exists while the CC is reduced to a lower value
of 0.94.
III. EVALUATING THE STATISTICAL CORRELATION
BETWEEN OVERSHOOTING EFFECT AND
PROPAGATION DELAY TIME
Since in the last section we studied the impact of SV on the
overshooting effect correlated with propagation delay time
at a particular point of bias parameters, in this section our
study is extended to investigate the impact of parameters
such as fan-out, input slew rate, and supply voltage on the
statistical correlation between propagation delay time (tp) and
overshoot voltage (Vov) in 1000 simulation. These parameters
affect on the statistical behavior of tp [16]–[18] but here we
emphasize to model the range of variations and the correla-
tions between tp andVov caused by the change in these param-
eters. Fig. 5(a) illustrates the scatter plots between tp and Vov
as a result of change in fan- out (FO). Increase of the fan-out
causes the overshoot voltage to be decreased while the prop-
agation delay is increased. The overshoot voltage is mainly
influenced by the device parasitic capacitances including the
miller input-output coupling capacitance. By increase of the
fan-out, the contribution of these capacitances compared with
the output capacitance is reduced [19]. Therefore, the over-
shoot voltage will be decreased.
The interesting point is that the CCs between tp and Vov
calculated from these plots are 0.91, 0.82, 0.91, and 0.82 cor-
responding to output load conditions of FO1, FO4, FO8,
and FO12, respectively. It is seen that the strong correlation
between tp and Vov is almost preserved despite the increase
in the load capacitance and propagation delay or associated
decrease in the overshoot voltage. Fig. 5(b) shows the impact
of input slew rate (input rise time) on the correlation between
tp and Vov. As was expected, it is seen that sharp input
slew rates gives higher overshoots and lower propagation
delay times. Moreover, the statistical correlations are again
preserved to a value about 0.8. Fig. 5(c) indicates the impact
of supply voltage change on the correlation between tp and
Vov. It is worth noting that since the settling point of the output
voltage alters as a result of change in Vdd , the overshoots are
still calculated considering the definition given in Fig. 1(b).
Here, the CCs in all cases are preserved to around 0.8.
IV. PROPOSING ALTERNATIVE APPROACHES
Since modelling statistical correlations based on original
Monte-Carlo simulations necessitates use of atomistic model-
cards, in this sectionwe propose two alternative approaches in
order to simplify these statistical models. Moreover, we eval-
uate the accuracy of these simplified approaches against orig-
inal MC simulations.
Since it is widely agreed that the use of Vth as a major
component of statistical models gives the first order accurate
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FIGURE 5. Scatter plots between propagation delay time and overshoot
voltage in response to different conditions of (a) fan-out, (b) input rise
time, (c) supply voltage.
models, here we focus on introducing models which only
use Vth to capture the statistical variations in overshooting
effect. The reason for selecting Vth among other parameters
is based on the fact that it is the most efficient parameter as
investigated in our previous work [18]. On the other hand,
in this work and in order to extract correlations between
overshooting and propagation delay time we aim to use sim-
ple one-parameter model. Fig. 6 presents a flowchart for
these simplified approaches. Approach 1 reproduces statis-
tical modelcards which use one important parameter (Vth) as
exactly given in the original ‘atomistic’ modelcards. In other
words, among seven important parameters which are vary-
ing in statistical BSIM modelcards (Vth0, U0, Nfactor , Voff ,
Minv, Rdsw, Dsub) [17], six parameters are preserved as a
default value taken from the Mean Modelcard (MM) but Vth
is replaced with its original values as given in ‘atomistic’
FIGURE 6. Flowchart showing two alternative approaches for statistical
modeling of overshooting effect.
FIGURE 7. Selection of Mean Device from Log (Ioff ) versus Ion for
1000 samples.
modelcards. Approach 2 is almost like approach 1 but the
Vth parameters are taken from a normal distribution which
has a mean and standard deviation (SD) equal to its original
values from ‘atomistic’ modelcards. In other words, the Vth
parameters in approach 2 are a reproduced version of original
values with given mean and SD.
It is worth noting that the Mean Modelcard (MM) can
be extracted from the Log(Ioff ) versus Ion scatter plots
of 1000 samples as illustrated in Fig. 7. The mean value of
Log(Ioff ) is −8.31 while the corresponding mean value for
Ion is 78.3µA. Therefore, among all other samples the device
which matches this criteria in the center of the scatter plot is
selected as the Mean Device and its associated modelcard in
the atomistic library is referred to ‘Mean Modelcard’ (MM).
Fig. 8 illustrates the scatter plots between propagation
delay time and overshoot voltage obtained from two alter-
native approaches compared with original MC simulations.
The simulation conditions of tr = 10 psec, Vdd = 1
V and Fan-out=4 is utilized. Despite the fact that a main
part of the cloud in scatter plots are disappeared as a
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FIGURE 8. Scatter plots between propagation delay time and overshoot
voltage obtained from alternative approaches and compared with original
MC simulations.
FIGURE 9. Comparison of propagation delay time distribution between
original Monte-Carlo simulations and our proposed approaches.
TABLE 1. Mean and standard deviation of the propagation delay time
and overshoot voltage and their correlation coefficient.
result of using simplified approaches, Table 1 shows that
the correlation coefficients are almost preserved while the
mean and SD of both tp and Vov are close to their ref-
erence values while using alternative approaches. On the
other hand, approach 1 gives slightly better results or less
error in comparison with approach 2. Fig. 9 illustrates a
graphical comparison of data shown in Table 1 for the
distribution of propagation delay time. It clearly indicates
that both approaches produce mean and standard deviation
which are close to original data obtained from Monte-Carlo
simulations.
V. CONCLUSION
This paper addresses statistical modeling of overshooting
effect correlated with propagation delay time variation.
We studied the impact of parameters such as supply voltage,
input rise time, and output fan-out on the scatter plots using
accurate Monte-Carlo simulations. In addition, we proposed
two alternative approaches which can reproduce the statistical
distribution of propagation delay time and overshoot voltage
with a high degree of accuracy. Despite the fact that a large
amount of the scatter plots were disappeared, the statistical
correlations were almost preserved in these simplified alter-
native approaches.
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